

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/22/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/605,293	06/28/2000	DAVID L. CHAPEK	MIO-0037-VA	MIO-0037-VA 5927	
	90 08/22/2003				
KILLWORTH GOTTMAN HAGAN SCHAEFF L L P ONE DAYTON CENTRE, SUITE 500			EXAMINER		
DAYTON, OH 45402-2023			RICHARDS, N DREW		
			ART UNIT	PAPER NUMBER	
			2815		

Please find below and/or attached an Office communication concerning this application or proceeding.

7.					
	Application No.	Applicant(s)			
Office Action Summary	09/605,293	CHAPEK, DAVID L.			
omce Action Summary	Examiner	Art Unit			
The MAILING DATE of this communication on	N. Drew Richards	2815			
The MAILING DATE of this communication app ars on the cov r sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut - Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, however, may a reply ly within the statutory minimum of thirty (30 will apply and will expire SIX (6) MONTHS	be timely filed 3) days will be considered timely. 6 from the mailing date of this communication.			
1) Responsive to communication(s) filed on <u>10 June 2003</u> .					
2a) ☐ This action is FINAL. 2b) ☑ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims					
4)⊠ Claim(s) 9-12 and 14 is/are pending in the ap	plication.				
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>9-12 and 14</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement. Application Papers					
9) The specification is objected to by the Examine	er.				
10)⊠ The drawing(s) filed on <u>28 June 2000</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12)☐ The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) ☐ The translation of the foreign language provisional application has been received. 15)⊠ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Inforr	mary (PTO-413) Paper No(s) nal Patent Application (PTO-152)			
U.S. Patent and Trademark Office PTO-326 (Rev. 04-01) Office Act	tion Summary	Part of Paper No. 22			

Art Unit: 2815

DETAILED ACTION

Claim Objections

1. Claim 14 objected to because of the following informalities: Lines 6-7 should recite "formed on at least a portion of **said** semiconductor substrate." Appropriate correction is required.

Claim Rejections - 35 USC § 112

- The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 12 and 14 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 12 lines 16 and 17 include the limitation of the series of gate oxides being formed **in** the semiconductor substrate. The series of gate oxides has previously been claimed in line 12 as being formed **on** the semiconductor substrate. It is indefinite as to how the gate oxides can be formed in the substrate and on the substrate.

Claim 14 is directed towards a thin film transistor. The claim is indefinite as the substrate claimed is silicon dioxide, quartz, or glass yet the source and drain are claimed as being in the substrate. It is unclear how the source and drain can be located in an insulating material. It is also indefinite how the gate oxide can be formed in the substrate when the gate is located above the substrate, above the polycrystalline layer, and above the insulating layer. It appears that claim 14 is intended to claim the

Application/Control Number: 09/605,293

Art Unit: 2815

structure of the thin film transistor of figure 5 since the preamble is to a thin film transistor and figure 5 is the only thin film transistor depicted in the specification. It is suggested to amend the claim as follows. Line 11 should read "a gate oxide formed from said layer of an insulating material." Lines 14-15 should read "a source region and a drain region formed in said layer of polycrystalline silicon."

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art in view of Liu et al. (US 2001/0002584 A1).

Applicant's admitted prior art discloses on page 1 lines 12-16 a semiconductor substrate, a layer of silicon dioxide on the substrate, and a layer of polycrystalline silicon formed on the silicon dioxide, the polycrystalline silicon having a smooth morphology. The admitted prior art discloses the layer of silicon dioxide having been doped with hydrogen ions. The semiconductor substrate is considered as a bottom portion of the silicon dioxide layer with the remaining silicon dioxide layer as the silicon dioxide layer upon the substrate. Though the admitted prior art does not explicitly state a layer of polysilicon is on the silicon dioxide it is implicitly understood that the polysilicon is formed seeing that the admitted prior art discusses performing the hydrogen doping of

Art Unit: 2815

the silicon dioxide so as to provide a thinner, smoother polysilicon film deposited on the silicon dioxide. The admitted prior art of lines 16-22 does not teach the layer of silicon dioxide being free of sputtered metal contaminants as the Kaufman ion source causes metal contaminants in the layer. The admitted prior art teaches the metal contaminants being produced from metal sputtering off a metal grid in the Kaufman ion source apparatus and that as device sizes decrease the effect of the damage from the metal contaminants increases.

Liu et al. teach a plasma source ion implantation apparatus for implanting hydrogen ions into semiconductors. It is noted that plasma source ion implantation (PSII or PSI) in Liu et al. and plasma immersion ion implantation (PIII) are interchangeable terms for the same plasma treatment as taught in paragraph 9. Liu et al. teach that their implantation method can be used on semiconductors and integrated circuits in paragraph 7 and teach implanting hydrogen ions in paragraphs 14-16 for example.

Applicants admitted prior art and Liu et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implant the hydrogen using the PSII technique of Liu et al. The motivation for doing so is to provide a pure ionic species allowing uniform implantation. Therefore, it would have been obvious to combine Applicant's admitted prior art with Liu et al. to obtain the invention of claim 9.

Application/Control Number: 09/605,293

Art Unit: 2815

6. Claims 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Burns et al. (<u>Principles of Electronic Circuits</u>, Pp. 380 and 381) in view of Applicant's admitted prior art with Liu et al. as applied to claim 9 above.

Burns et al. teach a field effect transistor in figure 9.8 on page 381. Burns et al. teach a substrate, a silicon dioxide layer formed on at least a portion of the substrate, a layer of polycrystalline silicon formed on at least a portion of the silicon dioxide layer, and a gate oxide formed on the substrate from the layer of silicon dioxide, and a source and a drain in the substrate where a gate electrode is formed on the substrate from the layer of polycrystalline silicon. Burns et al. do not teach the layer of silicon dioxide having hydrogen ions implanted therein or being free of sputtered metal contaminants. Applicant's admitted prior art teaches implanting hydrogen ions into silicon dioxide on page 1 lines 12-16 and Liu et al. teach using a PSII method to implant the hydrogen. Applicant's admitted prior art with Liu et al. as discussed above also teach the silicon dioxide as being free of sputtered metal contaminants. In the combination of the references, the gate oxide would be formed from the layer of silicon dioxide having hydrogen ions implanted therein and the layer of polycrystalline silicon formed on the layer of silicon dioxide would have a smooth morphology.

Burns et al. and Applicant's admitted prior art with Liu et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implant hydrogen ions into the silicon dioxide layer. The motivation for doing so is to prepare the surface of the silicon dioxide for the deposition of a layer of polycrystalline silicon to provide for a

^ Application/Control Number: 09/605,293

Art Unit: 2815

thinner and smoother polycrystalline silicon film. Therefore, it would have been obvious to combine Burns et al. with Applicant's admitted prior art and Liu et al. to obtain the invention of claim 10.

With regard to claim 11, Burns et al. teach on pages 380 and 381, a memory array which further includes a plurality of memory cells arranged in rows and columns comprising at least one field effect transistor having a gate oxide, source, and drain formed on the substrate and a gate electrode for each transistor formed of the layer of polycrystalline silicon. The gate oxide for each transistor of the combination of references would be formed of the silicon dioxide having hydrogen atoms implanted therein.

With regard to claim 12, Official Notice is taken that one of ordinary skill in the art at the time of the invention would form the transistor of claim 10 or the memory array of claim 11 on a semiconductor wafer including a plurality of die. This is well known as in semiconductor processing multiple devices are formed on a single wafer then split into individual die to allow for processing of a great number of die at one time to save of processing costs. Also, the gate electrode is a repeating series of gate electrodes for each transistor on each die formed from the layer of polycrystalline silicon.

7. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Murata et al. (U.S. Patent No. 5576229) in view of Applicant's admitted prior art wit Liu et al. as applied to claims 9-12 above.

Application/Control Number: 09/605,293

Art Unit: 2815

Murata et al. teach a thin film transistor in figure 6E comprising a semiconductor substrate 501 of glass, a layer of polycrystalline silicon 507 formed on a portion of the substrate, a insulating layer 503 formed on a portion of the polycrystalline silicon, a gate oxide formed from the insulating layer, a source region 507a and drain region 507b formed in the polycrystalline silicon, and a gate electrode 504 formed on the insulating layer. Murata et al. do not teach the substrate having hydrogen ions implanted therein or the substrate being free of sputtered metal contaminants. Applicant's admitted prior art teaches implanting hydrogen ions into a silicon dioxide (glass) layer to provide a smooth topology polycrystalline silicon film thereon on page 1 lines 12-16. Liu et al. as discussed above teach using a PSII method to implant the hydrogen. Applicant's admitted prior art with Liu et al. as discussed above also teach the silicon dioxide as being free of sputtered metal contaminants. In the combination of the references, the layer of polycrystalline silicon formed on the layer of substrate would have a smooth morphology.

Murata et al. and Applicant's admitted prior art with Liu et al. are combinable because they are from the same field of endeavor. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implant hydrogen ions into the glass substrate. The motivation for doing so is to prepare the surface of the glass substrate for the deposition of a layer of polycrystalline silicon to provide for a thinner and smoother polycrystalline silicon film. Therefore, it would have been obvious to combine Murata et al. with Applicant's admitted prior art and Liu et al. to obtain the invention of claim 14.

Response to Arguments

8. Applicant's arguments with respect to claims 9-12 and 14 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to N. Drew Richards whose telephone number is (703) 306-5946. The examiner can normally be reached on M-F 8:00-5:30; Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-

NDR

0956.

August 12, 2003

0111

GEORGE ECKERT PRIMARY EXAMINER